

1 1 1 1 1 1


1 / 18



ile "tene tenis itani tene tene tene tene tene

FIG. 2






The Court of the c

	31 30 29 28 27 26 25 24	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9	15 14 13 12 11 10 9	8 7 6 5 4 3 2 1 0
IEEE-1394 HEADER		data_length	tag channel	reserv-speed sy
		Header_CRC	_CRC	
CIP HEADER 1	0 0 SID	DBS	FN OPC SPE	reserv-
CIP HEADER 2	1 0 FMT	FDF 50/ System-type reserv-	Sync	ic Time
	DIF ID0	DIF ID1	DIF ID2	DIF ID3(*)
	SSHdr4(*)	SSHdr5(*)	SSHdr6(*)	SSHdr7(*)
		DATA (NORMALLY INCLUDING 80 BYTES)	JDING 80 BYTES)	
	(NOTE) DATA MARKED	(NOTE) DATA MARKED WITH(*) ARE USED ONLY FOR HO. ALL BITS	Y FOR HO. ALL BITS	OF THOSE DATA ARE "1".
	DIF ID0	DIF ID1	DIF ID2	_!
	# # # # # # # # # # # # # # # # # # #	DATA (NORMALLY INCLUDING 80	UDING 80 BYTES)	
	DIF ID0	DIF ID1	DIF ID2	
***		DATA (NORMALLY INCLUDING 80	UDING 80 BYTES)	
	DIF ID0	DIF ID1	DIF ID2	
**		DATA (NORMALLY INCLUDING 80 BYTES)	UDING 80 BYTES)	
	DIF ID0			
**	; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ;	DATA (NORMALLY INCLUDING 80	UDING 80 BYTES)	
	DIF ID0	DIF ID1	DIF ID2	
***	1	DATA (NORMALLY INCLUDING 80 BYTES)	UDING 80 BYTES)	
ISOCHRONOUS		Data_CRC	0	
PACKELS				


 $\mathbf{t}(t-t) = \mathbf{t} - 1$



IEEE-1394 BUS REFERENCE CLOCK GENERATES CYCLE START PACKETS TRANSMITTED SYNCHRONOUSLY 42A 24.576 MHz (SDH FRAME PULSE (8 KHz) DV DATA (CIP FORMAT) 1394 ATM 9 → DVCR 15A 18/ SDH FRAME PULSE (8 KHz) 5 GENERATES IEEE-1394 BUS REFERENCE CLOCK IN SYNCHRONIZATION WITH AN ATM NETWORK 7 ATM 1394 24.576 MHz (∕ CYCLE START PACKETS TRANSMITTED SYNCHRONOUSLY (1/3072=8 KHz) 41A DV DATA (CIP FORMAT) DVCR 12~

FIG. 6





11 1 1

FIG. 8




FIG. 9






FIG. 10




11 / 18


FIG. 11











14 / 18

FIG. 14






FIG. 15



 16 / 18

FIG. 16



17 / 18

FIG. 17




FIG. 18

